

DALLAS
SEMICONDUCTOR




DS1707/DS1708

3.3 and 5.0 Volt MicroMonitor

FEATURES

- Holds microprocessor in check during power transients
- Automatically restarts microprocessor after power failure
- Monitors pushbutton for external override
- Accurate 5%, 10% or 20% resets for 3.3 systems and 5% or 10% resets for 5.0 volt systems
- Eliminates the need for discrete components
- 20% tolerance compatible with 3.0 volt systems
- Pin compatible with the MAXIM MAX707/MAX708 in 8-pin DIP and 8-pin SOIC packages
- 8-pin DIP, 8-pin SOIC and 8-pin μ -SOP packages available
- Industrial temperature range -40°C to $+85^{\circ}\text{C}$

PIN ASSIGNMENT



See Mech. Drawings
Section

DS1707 and DS1708/_R/S/T

PIN DESCRIPTION

PBRST	– Pushbutton Reset Input
V _{CC}	– Power Supply
GND	– Ground
IN	– Input
NMI	– Non-maskable Interrupt
NC	– No Connect
RST	– Active Low Reset Output
RST	– Active High Reset Output

DESCRIPTION

The DS1707/DS1708 3.3 or 5.0 Volt MicroMonitor monitors three vital conditions for a microprocessor: power supply, voltage sense, and external override. A precision temperature-compensated reference and comparator circuit monitors the status of V_{CC} at the device and at an upstream point for maximum protection. When the sense input detects an out-of-tolerance

condition a non-maskable interrupt is generated. As the voltage at the device degrades an internal power fail signal is generated which forces the reset to an active state. When V_{CC} returns to an in-tolerance condition, the reset signal is kept in the active state for a minimum of 130 ms to allow the power supply and processor to stabilize.

The third function the DS1707/DS1708 performs is pushbutton reset control. The DS1707/DS1708 debounces the pushbutton input and guarantees an active reset pulse width of 130 ms minimum.

OPERATION

Power Monitor

The DS1707/DS1708 detects out-of-tolerance power supply conditions and warns a processor-based system of impending power failure. When V_{CC} falls below the minimum V_{CC} tolerance, a comparator outputs the RST and \overline{RST} signals. RST and \overline{RST} are excellent control signals for a microprocessor, as processing is stopped at the last possible moment of valid V_{CC} . On power-up, RST and \overline{RST} are kept active for a minimum of 130 ms to allow the power supply and processor to stabilize.

Pushbutton Reset

The DS1707/DS1708 provides an input pin for direct connection to a pushbutton reset (see Figure 2). The pushbutton reset input requires an active low signal. Internally, this input is debounced and timed such that RST and \overline{RST} signals of at least 130 ms minimum will be generated. The 130 ms delay commences as the pushbutton reset input is released from the low level. The pushbutton can be initiated by connecting the NMI output to the PBRST input as shown in Figure 3.




Non-Maskable Interrupt

The DS1707/DS1708 generates a non-maskable interrupt (\overline{NMI}) for early warning of a power failure. A precision comparator monitors the voltage level at the IN pin relative to an on-chip reference generated by an internal band gap. The IN pin is a high impedance input allowing for a user-defined sense point. An external


resistor voltage divider network (Figure 5) is used to interface with high voltage signals. This sense point may be derived from a regulated supply or from a higher DC voltage level closer to the main system power input. Since the IN trip point V_{TP} is 1.25 volts, the proper values for R1 and R2 can be determined by the equation as shown in Figure 5. Proper operation of the DS1707/DS1708 requires that the voltage at the IN pin be limited to V_{CC} . Therefore, the maximum allowable voltage at the supply being monitored (V_{MAX}) can also be derived as shown in Figure 5. A simple approach to solving the equation is to select a value for R2 high enough to keep power consumption low, and solve for R1. The flexibility of the IN input pin allows for detection of power loss at the earliest point in a power supply system, maximizing the amount of time for system shutdown between NMI and RST/ \overline{RST} .

When the supply being monitored decays to the voltage sense point, the DS1707/DS1708 pulses the \overline{NMI} output to the active state for a minimum 200 μ s. The NMI power fail detection circuitry also has built-in hysteresis of 100 μ V. The supply must be below the voltage sense point for approximately 5 μ s before a low \overline{NMI} will be generated. In this way, power supply noise is removed from the monitoring function, preventing false interrupts. During a power-up, any detected IN pin levels below V_{TP} by the comparator are disabled from generating an interrupt until V_{CC} rises to V_{CCTP} . As a result, any potential \overline{NMI} pulse will not be initiated until V_{CC} reaches V_{CCTP} .


Connecting \overline{NMI} to \overline{PBRST} would allow the non-maskable interrupt to generate an automatic reset when an out-of-tolerance condition occurred in a monitored supply. An example is shown in Figure 3.

MICROMONITOR BLOCK DIAGRAM Figure 1**PUSHBUTTON RESET** Figure 2**PUSHBUTTON RESET CONTROLLED BY \overline{NMI}** Figure 3

TIMING DIAGRAM: PUSHBUTTON RESET Figure 4



NON-MASKABLE INTERRUPT CIRCUIT EXAMPLE Figure 5





$$V_{SENSE} = \frac{R1 + R2}{R2} \times 1.25 \quad V_{MAX} = \frac{V_{SENSE}}{V_{TP}} \times V_{CC}$$


Example: $V_{SENSE} = 4.70$ volts at the trip point
 $V_{CC} = 3.3$ volts
 $10K\Omega = R2$

Therefore: $\frac{4.70}{1.25} \times 3.3 = 12.4$ volts maximum

$$4.5 = \frac{R1 + 10K}{10K} \times 1.25 \quad R1 = 27.6K\Omega$$

TIMING DIAGRAM: NON-MASKABLE INTERRUPT Figure 6**TIMING DIAGRAM: POWER DOWN Figure 7**

TIMING DIAGRAM: POWER UP Figure 8



ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{CC} Pin Relative to Ground	–0.5V to +7.0V
Voltage on I/O Relative to Ground**	–0.5V to V_{CC} +0.5V
Operating Temperature	–40°C to +85°C
Storage Temperature	–55°C to +125°C
Soldering Temperature	260°C for 10 seconds

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

**The voltage input limits on IN and \overline{PBRST} can be exceeded if the input current is less than 10 mA.

RECOMMENDED DC OPERATING CONDITIONS

(–40°C to +85°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	V_{CC}	1.0		5.5	V	1
\overline{PBRST} Input High Level	V_{IH}	2.0 V_{CC} –0.5		V_{CC} +0.3	V	1, 3 1, 4
\overline{PBRST} Input Low Level	V_{IL}	–0.03		+0.5	V	1

DC ELECTRICAL CHARACTERISTICS(~40°C to +85°C; V_{CC} =1.2V to 5.5V)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V_{CC} Trip Point DS1707	V_{CCTP}	4.50	4.65	4.75	V	1
V_{CC} Trip Point DS1708	V_{CCTP}	4.25	4.40	4.50	V	1
V_{CC} Trip Point DS1708T	V_{CCTP}	3.00	3.08	3.15	V	1
V_{CC} Trip Point DS1708S	V_{CCTP}	2.85	2.93	3.00	V	1
V_{CC} Trip Point DS1708R	V_{CCTP}	2.55	2.63	2.70	V	1
Input Leakage	I_{IL}	–1.0		+1.0	μ A	2
Output Current @ 2.4 volts	I_{OH}		350		μ A	3
Output Current @ 0.4 volts	I_{OL}	10			mA	3
Output Voltage	V_{OH}		V_{CC} –0.1		V	3
Operating Current @ V_{CC} < 5.5 volts	I_{CC}			60	μ A	5
Operating Current @ V_{CC} < 3.6 volts	I_{CC}			50	μ A	5
IN Input Trip Point	V_{TP}	1.20	1.25	1.30	V	1

CAPACITANCE(t_A=25°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	C_{IN}			5	pF	
Output Capacitance	C_{OUT}			7	pF	

AC ELECTRICAL CHARACTERISTICS


(-40°C to +85°C; V_{CC}=1.2V to 5.5V)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
$\overline{PBRST} = V_{IL}$	t _{PB}	150			ns	
Reset Active Time	t _{RST}	130	205	285	ms	
V _{CC} Detect to RST and \overline{RST}	t _{RPD}		5	8	μs	7
V _{CC} Slew Rate	t _F	20			μs	
V _{CC} Detect to RST and \overline{RST}	t _{RPD}	130	205	285	ms	6
V _{CC} Slew Rate	t _R	0			ns	
\overline{PBRST} Stable Low to RST and RST	t _{PDLY}			250	ns	
V _{IN} Detect to \overline{NMI}	t _{IPD}		5	8	μs	7

NOTES:

1. All voltages are referenced to ground.
2. \overline{PBRST} is internally pulled up to V_{CC} with an internal impedance of 40KΩ typical.
3. V_{CC} \geq 2.4 volts
4. V_{CC} < 2.4 volts
5. Measured with outputs open and all inputs at V_{CC} or ground.
6. t_R = 5 μs
7. Noise immunity – pulses < 2 μs at V_{CC}TP minimum will not cause a reset.

PART MARKING CODES



8-PIN μ -SOP
(118 MIL)

A, B, C and D represents the device type and tolerance.

ABCD

707_ – DS1707

708_ – DS1708

708R – DS1708R

708S – DS1708S

708T – DS1708T

WWY represents the device manufacturing Work
Week, and Year.

DATA SHEET REVISION SUMMARY

The following represent the key differences between 01/09/96 and 06/17/97 version of the DS1707/08 data sheet. Please review this summary carefully.

1. Page 7 add the following statement to the "Absolute Maximum Ratings"

The voltage input limits on IN and \bar{PBRST} can be exceeded if the input current is less than 10 mA.